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bstract
This paper addresses the design, simulation and experimental validation of a voltage control for a three-phase to three-phase Matrix Converter
orking under balanced and unbalanced resistive loads. The converter is based on bidirectional switches and space vector pulse width modulation
s used to control their turn-on and turn-off times. Tracking and repetitive controls are designed and implemented; having this last one a major
mpact on the performance of the output voltage regulation for balanced or unbalanced loads. The experimental control setup is comprised of a
eld programmable gate array board, a digital signal processor and a graphics interface board.
ll Rights Reserved © 2015 Universidad Nacional Autónoma de México, Centro de Ciencias Aplicadas y Desarrollo Tecnológico. This is an
pen access item distributed under the Creative Commons CC License BY-NC-ND 4.0.
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a.  Introduction
CA/CA power electronic converters are highly demanded on
he industry, transport and service sectors. Usually these con-
erters have been implemented by using a two stage conversion
rocess: a CA/CD converter followed by another CD/CA result-
ng in a DC bus link which needs storage energy elements such
s an inductor whether the converter works as a current source
onverter, or a capacitor if it works as a voltage source converter.
Another way of CA/CA conversion is the Matrix Converter
MC) which is comprised by bidirectional switches (Wheeler,
lare, Empringham, Apap, & Bland, 2003). The conversion in
his converter is straightforward without a DC link. Pulse width
odulation (PWM) to control the switching sequence is used for
he conversion process. One of the main advantages of the MC is
hat as it has no DC link the volume and weight of the converter∗ Corresponding author.
E-mail address: jjrodriguezr@ipn.mx (J.J. Rodríguez-Rivas).
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ccess item distributed under the Creative Commons CC License BY-NC-ND 4.0.re reduced due to the removal of electrolytic capacitors which
ontributes with 30–50% of the total volume in a conventional
onverter (Wheeler et al., 2003).
The use of MCs is currently limited. The main reasons are: (1)
imited availability of the bidirectional power electronic devices
orking at high frequencies, (2) control implementation is com-
lex, (3) the output voltage is only 86.6% of the input voltage, (4)
he cost of the protection systems for the bidirectional switches
s high (Podlesak et al., 2005). However with the technology
rogress it is expected that the MC will become a real alter-
ative to the traditional voltage source converter (VSC). An
xperimental 150 kV A matrix converter has been reported in
odlesak et al. (2005). The MCs are currently used in applica-
ions such as wind power generators (Cha & Enjeti, 2003), no
reak energy sources (Ratanapanachote, Cha, & Enjeti, 2004),
otor drives (Chekhet, Sobolev, & Shapoval, 2000) and marine
ropulsion drives (Dalal, Syam, & Chattopadhyay, 2006).
Simulation and experimental results of a 3 ×  3 MC with input
nd output filters are presented and discussed in this paper. A
articular four-step space vector modulation (SVM) sequence
s used. Tracking (TC) and repetitive controls (RC) are used to
egulate the output voltage under balanced and unbalanced load
onditions.
, Centro de Ciencias Aplicadas y Desarrollo Tecnológico. This is an open
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1Fig. 1. 3 × 3
.  3 ×  3  Matrix  converter
Fig. 1 shows a 3 ×  3 MC comprised by a 9 bidirectional switch
rray which connects the output phases a, b, or c with the input
hases A, B or C. Input and output filters are illustrated as well.
Bidirectional switches are controlled under the following
onstraints:
. As the converter is fed by a three-phase voltage source, only
a bidirectional switch per output phase can be turned on to
avoid a short circuit between two input phases.
. As the loads are usually inductive it must be guaranteed that
an output phase must be connected to an input phase at any
time and abrupt changes of current must be avoided for not
generating high dv/dt  that may damage the switches.
Bearing in mind these two constraints an open-loop control
ased on SVM and a four-step switching strategy was imple-
ented. Input and output filters were used to avoid injectingarmonic currents into the mains and harmonic voltages into the
oad. The SVM, four-step switching strategy, input and output
lter designs are detailed next.
i
sx converter.
.1.  Space  vector  PWM
Space vector PWM is used in this work because it has some
dvantages to reduce harmonic content (THD) on the input cur-
ent and output voltage (Casadei, Serra, & Tani, 1998; Casadei,
erra, Tani, & Zarri, 2009), being feasible to compensate unbal-
nced voltages by means of applying instantaneous voltage
ectors which are calculated from the states of the switches
Casadei, Serra, Tani, & Zarri, 2002; Grzegorz, 2009; Huber
 Borojevic, 1995).
.2.  Four-step  current  commutation
Constraints stated above must be accomplished during the
ommutation of one of the input phases to another input phase
aving the same output phase. By means of external current
ensors the sense of the output-phase current of the converter is
educed, that current sense is needed to implement the commu-
ation strategy. The commutation strategy is illustrated in Fig. 2
Deihimi & Khoshnevis, 2009; Empringham, Wheeler, & Clare,
998).The procedure to disconnect input-phase A and connect
nput-phase B to the output-phase a  accounting for the current
ense illustrated in Fig. 2 (io > 0) is as follows:
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is fr  = 1.18 kHz and the gain is of 20 dB. Taking into account that
the switching frequency of the MC is 12.8 kHz an attenuation
of −40 dB is achieved. The value of R chosen results in a goodFig. 2. Four-step current co
. Disconnect SAa2. The load current is not interrupted.
. Connect SBa1. Allowing the current to flow from input-phase
B to output-phase a.
. Disconnect SAa1. The switch SBa1 is closed allowing the
flow of the output current.
. Connect SBa2. Phase B is connected to phase a.
Delay times (t1, t2 and t3) are included between step and step
see Fig. 3).
A similar analysis can be carried out for the condition io < 0.
The switching sequence of the bidirectional switches is illus-
rated on the right side of Fig. 2. The state of each one of the 6
ransistors is represented by “1” when the transistor is on and
0” when the transistor is off.
.3.  Input  ﬁlterIn order to minimize the current harmonics injected to the
ains an input filter is used (see Fig. 1). Fig. 4 illustrates
SAa1
SAa2
SBa2
t1 t2 t3
SBa1
Fig. 3. Blanking times diagram for 4-step current commutation.tation in matrix converter.
he equivalent filter circuit per phase, where L  and C  are the
nductance and capacitance of the filter, RL is the internal
esistance of the inductor and R  is a damping resistance
Wheeler & Grant, 1997).
The values of the components in the input filter are:
 = 0.7 mH, C = 26 F, RL = 50 m, and R = 56 . The transfer
unction (TF) of the filter is:
(s) = 686.8s  +  5.449 ×  10
7
s2 +  758.2s  +  5.449 ×  107 (1)
Fig. 5 illustrates the Bode plot of the filter using three different
amping resistances.
For a damping resistance of R  = 56   the resonance frequencyVin
RLL
R
iL (t )
iR (t  )
ic (t )
C
Fig. 4. Equivalent circuit per phase for the input filter.
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alance between the amplification at frequencies close to the
esonance frequency and attenuation at high frequencies.
.4.  Output  ﬁlterThe output filter is used to reduce the voltage harmonics in
he load due to the commutation of the bidirectional switches.
ig. 6 illustrates the equivalent circuit per phase for the output
lter (Dewan & Ziogas, 1979; Kim, Choi, & Hong, 2000).
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The values of the components in the output filter are:
 = 0.128 mH, C  = 68 F and RL = 50 m. The TF of the filter
s:
(s) = 1.149 ×  10
8
s2 +  390.6s  +  1.149 × 108 (2)Fig. 7 illustrates the Bode plot of the TF, it can be seen that
he cutoff frequency is 2.65 kHz for the capacitor value proposed
nd the resonant frequency is 1.71 kHz with a gain of 28.5 dB.
p
t
t
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Q(z)Z–N
Fig. 10. Block diagram of tiagram.
If the capacitor value is increased as shown in Fig. 7, the width
and is reduced being that the reason to choose a capacitor of
8 F.
.  Control  of  the  matrix  converter
In order to control the output voltage of the MC and to com-
ensate the unbalanced output voltages for unbalanced loads,
wo different types of controllers: tracking and repetitive con-
rollers are implemented.
rc(z)
(z)
Y(z)P(z)Z–k Kr
+
+
he repetitive control.
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Kang, Xiong, & Chen, 2003). The compensator S(z) is a second
order IIR filter (García-Cerrada, Pinzón-Ardila, Feliu-Batlle,
Roncero-Sánchez, & García-González, 2007) with a cutoff
Output filter Input filter
MC DSP, FPGA, HPIFig. 15. 
.1.  Tracking  control
The output voltage is the variable to be controlled with the
racking control (TC) its value is measured at the terminals of
he output-filter capacitor and it is the feedback signal. The TF
f the output filter (Eq. (2)) is considered as the plant for the TC.
pplying z-transform to Eq. (2) results as follows:
(z)plant =
0.3273z  +  0.3239
z2 −  1.319z  +  0.9699 (3)
From Eq. (3) the characteristic equation can be obtained being
heirs poles p1,2 = 0.4949 ±  1.0237j  which are located out of
he unit circle. In order to improve the control system stability
hese poles have to be canceled with the zeros of the controller
esulting in a TF for the controller with new stable poles as
ollows:
(z)controller =
z2 −  1.319z  +  0.9699
z2 +  0.422z  +  0.402 (4)
Sisotools of Matlab v7.6 was used for the TC design. Fig. 8
llustrates the block diagram of the TC.
Fig. 9 shows the Bode plot of the controller. It can be seen that
he controller attenuates the peak value of the gain (see Fig. 7) at
he resonance frequency of 1.71 kHz of the output filter (plant).
From Eq. (4) and the block diagram of Fig. 8 a recursive
quation (Eq. (5)) can be deduced. The MC control is based on
q. (5) which is programmed in a DSP.
(k) =  −0.402Y (k  −  2) −  0.422Y (k  −  1)
+ 1.1 ∗ [0.9699U(k  −  2) −  1.319U(k  −  1) +  U(k)]
(5)
here
(k) =  3.5 ∗  V  (k)ref −  V  (k)fb (6)
 – is an integer value (number of sample), V(k)ref, V(k)fb – are
he reference and output values respectively for a k  sample, U(k)
 is the subtraction of V(k)ref, from V(k)fb, Y(k) – is the output
ariable of the controller. (s)
e error.
.2.  Repetitive  control
Repetitive control (RC) is used to change the reference value
pplied to the TC to reduce the noise at the output and diminish
he periodical errors that can appear in the control loop (Inoue,
990; Yeh & Tzou, 1995). Fig. 10 shows a block diagram of the
C where: r(z) is the reference signal, e(z) is the error signal, Z−N
s the delay in the feedback loop, N  is the number of samples in a
eriod of the fundamental frequency, Q(z) is a constant, S(z) is a
ow-pass filter that works as compensator providing robustness
o the control system and improving the stability margin, Z−k is
 delay to make the output signal of the block C(z) to be in-phase
ith the input signal r(z), Kr is the gain of the RC, rc(z) is the
odified reference, P(z) is the TF of the TC and it is considered
s the plant (output filter) of the control, C(z) is the polynomial
ransfer function for the RC and Y(z) is the output.
The polynomial C(z) is as follows:
(z) = Z
−N ∗  S(z) ∗ Z−k ∗  Kr
1 −  [Z−N ∗  Q(z)] (7)
The value of Q(z) in Fig. 10 is a constant equal to 0.95 (Zhang,Load
Fig. 16. Experimental setup.
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requency of 400 Hz (fundamental frequency of the MC output)
nd a sampling frequency of 12.8 kHz which is equal to the
witching frequency of the MC. The Matlab toolbox “fdatool”
s used for the design of the filter. The TF of the filter is:
(z) = 0.0084z
2 +  0.0169z  +  0.0084
z2 −  1.724z  +  0.7575 (8)
Fig. 11 shows its Bode plot. The value of N  is the
atio between the switching and fundamental frequencies.
 = 12,800/400 = 32. The value of Kr is 0.6 (García-Cerrada
t al., 2007; Zhang et al., 2003). The procedure for computing
he value of k  is based on a simulation where the output of C(z)
nd the reference signal r(z) are compared (Fig. 10), k  is adjusted
ntil the mismatch between C(z) and r(z) is compensated. The
alue of k  found is equal to 23 therefore Z−k = Z−23.
Measure
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status
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P2: ---
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P
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Fig. 17. Output signals without filters: phase voltage (aarch and Technology 13 (2015) 510–522
The final diagram of the RC is shown in Fig. 12. A delay Z−1
s added to the reference signal to guarantee that this signal is
n-phase with the feedback signal.
By splitting Fig. 12 in three sections the recursive equations
re deduced as follows:
.
e(z) +
0.95
+
Z -32
MI(z)MI(k) =  e(k) +  0.95 ∗  MI(k  −  32) (9)
LeCroy
LeCroy
P3: --- P4: --- P5: --- P6: ---
P4: --- P5: --- P6: ---3: ---
), currents (b), line voltage (c), input current (d).
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. _ 2( ) 0.6* ( 23)MI k MI k= −
0.6Z -21 Z -2 )z(2_IM)z(I
MI  2(k) =  0.6 ∗  MI(k  −  23) (10)
.
2
2
0.0084 0.0169 0.0084
1.724 0.7575
z z
z z
+ +
− +
MI_2(z) e2_S(z)
2S(k) =  −0.7575 ∗  e2S(k−2) +  1.724 ∗ e2S(k−1)
+ [0.0084 ∗  MI2(k−2) +  0.0169 ∗  MI2(k−1)
+0.0084 ∗  MI2(k)
] (11)
o
o
Ftinued)
.  Simulation  results
The 3 ×  3 MC was simulated in Matlab/Simulink v.7.6.
ig. 13 illustrates the a-phase current and the switch states for
 4-step commutation (see Fig. 1). Fig. 14 shows the MC out-
ut voltages per phase, a three-phase unbalanced star connected
esistive load of 4 , 8   and 10   was used.
Fig. 14a shows the output voltages per phase of the MC
n open loop, the output and input filters are connected. This
gure shows the unbalanced shape of the voltages due to the
nbalanced load.
Fig. 14b shows the results after adding a TC to control the
utput voltage. The stability was improved as it was pointed
ut above however the waveforms are still unbalanced. Finally
ig. 14c illustrates the results of adding an RC to control the
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iFig. 18. Output phase voltage and 
utput voltage. A balanced output voltage is achieved despite
he unbalanced load used. The output currents with TC + RC are
hown in Fig. 14d. In addition to get balanced output-voltages
hen RC is added to the control system a reduction on the error
f the output voltage of the MC is achieved. Fig. 15 illustrates
he output voltage error under TC and TC + RC. The error is
alculated as the subtraction of the output voltage measured at
he output capacitor from the reference voltage..  Hardware  implementation
With the aims of validating the control of the MC a laboratory
rototype was built. Fig. 16 shows the laboratory setup. It can be
i
t
tt (a), input current (b) in the MC.
een the input and output filters, the MC and the control boards
hich are comprised by a development kit DSP TMS320C6713,
ommunication board HPI (Host Port Interface) and an FPGA
oard. The printed circuit board of the MC and FPGA were
esigned by The Nottingham University in the UK (Buso &
attave, 2006) and these were acquired for this project. The
ommunication board HPI allows the data transmission between
C and DSP using an USB port being possible the monitoring
f different variables in de DSP by using an interface developed
n Matlab. The rated output power of the MC is of 7.5 kW. It
s comprised by 12 bidirectional switches in a matrix array of
hree rows by four columns (only three columns were used in
his work). Each bidirectional switch is comprised by two IGBT
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Fig. 19. Phase output voltages and currents with TC + RC and unbalanced load.
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ransistors and isolated gate drivers. Each output phase has
ttached a current sensor used to implement the 4-step com-
utation.
.  Experimental  results
Fig. 17 shows the experimental results for the MC without
nput and output filters. It can be seen a high frequency har-
onic content due to the switching devices. Fig. 18a shows
he phase voltage and output line-currents with a Y-connected
esistive load. Fig. 18b illustrates a phase of the input current.
nput and output filters are connected to the MC for results of
igs. 18 and 19 show output voltages and currents per-phase for
n unbalanced 3-phase Y-connected resistive load of 4 , 8 
nd 10 . By analyzing this figure it can be seen that the voltage
eak values are of 80 V being of the same value as the reference
alue validating the simulating results shown in Fig. 14c.
The output currents have different maximum values: 13.9 A,
0.6 A and 9.3 A due to an unbalanced load and their values
orrelate well with those shown in Fig. 14d.
.  Conclusions
The AC/AC power conversion in a MC is straightforward
ithout needing to carry out a two-stage conversion process
esulting in a converter without a DC bus link and in conse-
uence a storage energy element is needless. MC is comprised
y a bidirectional switch-array; the number of switches relies
n the type of matrix. The bidirectional switches need a high
erformance switching control to avoid operational fails. In this
ork the simulation and experimental validation of a 3 ×  3 MC
ere carried out assessing the output voltage regulation for bal-
nced and unbalanced loads. A 4-step commutation was assessed
esulting in a safe operation in the MC. Input and output filters
ere used to avoid injecting harmonic currents into the mains
nd harmonic voltages into the load. The compensation of the
oltage control loop was carried out by a TC where the poles of
he TF of the output filter were canceled with the zeros of the
ontroller increasing the system stability. By means of the RC
he reference signal applied to the TC can be varied to reduce the
oise at the output and diminish the periodical errors that can
ppear in the control loop. The experimental results illustrate
hat the output voltage amplitudes correlate well with the ref-
rence signal when TC + RC are used even though unbalanced
oads are connected.
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